COMPUTE ATLAS Supercomputer supply-chain graph
1153 systems 482 sites Sourced data

Supercomputers/Systems/Euler

Switzerland · operational · mixed

Euler

Operated by ETH Zurich at ETH Zurich Scientific IT Services Data Center .

Phase 1 seed dataset, compiled by hand. These rows were built from public operator, laboratory and vendor sources. A mechanical second-reader pass has since fetched every cited source: 1092 of 1153 systems have a readable citation that names them, and 40 are genuinely weakly sourced. Every claim carries its source and a confidence tier. Treat anything below verified as a lead, not a citation.

Measured performance

Rmax
-
Rpeak
-
Rmax ÷ Rpeak
-
Cores
-
Power
-
Per watt
- GF/W

Figures are as last publicly reported for the configuration described below, not a live measurement. Where a system was upgraded in place, the post-upgrade configuration is shown and the earlier one appears in the timeline.

What this machine is made of

One row per supplier relationship. “Supplier at build” is the company that shipped the part at the time; where that company has since been acquired, the parent it rolls up to today is shown beside it. That distinction is what makes ticker-level aggregation possible across a thirty-year dataset.

Role Part Supplier at build Quantity Confidence Source
Accelerator NVIDIA A100 SXM4 40GB
Accelerators
CUDA (Ampere GA100) · 6,912C · 1.41 GHz · 7 nm · 400 W
8x NVIDIA Tesla A100 (40GB) per node, 3 nodes
NVIDIA 3
reported
Reported docs.hpc.ethz.ch
CPU AMD EPYC 7763 (Milan)
CPUs
x86-64 · 64C · 2.45 GHz · 7 nm · 280 W
Euler VII Phase 2: dual AMD EPYC 7763, 64 cores/socket, 248 nodes
AMD 248
reported
Reported docs.hpc.ethz.ch
CPU AMD EPYC 7742 (Rome)
CPUs
x86-64 · 64C · 2.25 GHz · 7 nm · 225 W
Euler VI: dual AMD EPYC 7742, 64 cores/socket, 216 nodes
AMD 216
reported
Reported docs.hpc.ethz.ch
Interconnect NVIDIA InfiniBand HDR
Interconnect
Fat tree or dragonfly+ · 200 Gb/s per port · About 0.6 microseconds
100 Gb/s InfiniBand HDR fabric (most CPU node generations)
NVIDIA - Reported docs.hpc.ethz.ch

The read

ETH Zurich's central HPC cluster, operated by its Scientific IT Services group and distinct from CSCS in Lugano, which separately runs the Alps and (formerly) Piz Daint systems already in this dataset. ETH's own hardware documentation gives a full generation history: Euler I (purchased end of 2013, operational 2014-2018) through Euler IX (first phase January 2024, second phase planned January 2026), with CPU generations moving from dual AMD EPYC 7742 (Euler VI, 216 nodes, 2020-present) and dual EPYC 7H12/7763 (Euler VII, two phases, 2021-2022-present, 292 and 248 nodes respectively) to dual EPYC 9654 (Euler IX, 372 nodes). GPU nodes are funded by individual research-group 'shareholders' rather than centrally, and span NVIDIA Quadro RTX 6000, TITAN RTX, RTX 2080 Ti, RTX 3090, RTX 4090, RTX PRO 6000 and Tesla A100 (40 GB and 80 GB), plus 6 experimental AMD MI300A APU nodes with shared HBM3. Most CPU generations connect over 100 Gb/s InfiniBand HDR (Euler VIII instead uses 100 Gb/s Ethernet). No aggregate current core count or FLOPS figure was found on a page this research could actually fetch (the cluster's own top-level wiki page and homepage give only prose descriptions), so cores, rmax_pflops and rpeak_pflops stay blank rather than repeating an unsourced aggregate. Both sources fetched here are ETH Zurich's own hardware documentation, so confidence stays reported; no independent vendor case study was found.

Timeline

Site & facility

Change history

Source check

We fetched this system's own citations and recorded whether each page actually mentions it. This is a corroboration signal, not a fact check, and it is published so you can see how well the sourcing holds up rather than take it on trust.

Cited sourceResultFound on the page
docs.hpc.ethz.chnames system only · counts: 3
docs.hpc.ethz.chnames system, part and countNVIDIA A100 SXM4 40GB · counts: 248, 3

Checked 2026-10-09 by pnpm verify. Re-run it and the table changes with the web.

Further reading